William L Oberlin

from Sunnyvale, CA

Get Report

Also known as:

Connected to:

William Oberlin Phones & Addresses

Power Cord Retainer
view source
US Patent:

8398424, Mar 19, 2013
Filed:

Sep 2, 2011
Appl. No.:

13/224679
Inventors:

Samir Vasavda - Fremont CA, US
Edward Kliewer - Sunnyvale CA, US
George Curtis - San Jose CA, US
Kenneth R. Martin - Morgan Hill CA, US
William Oberlin - Sunnyvale CA, US
Assignee:

Cisco Technology, Inc. - San Jose CA
International Classification:

H01R 13/62
US Classification:

439371
Abstract:

A device includes an elongated strap, a latch structure connected to the strap and configured to receive and secure a portion of the strap within the latch structure when an end of the strap is inserted through an opening of the latch, and a clamping structure secured to the strap. The clamping structure includes a flexible ring member with two free ends that are separable from each other to define a gap between the two free ends and are further configured to be drawn toward each other such that one free end overlaps the other free end, and a locking mechanism that is operable by a user to selectively compress the ring member so as to secure a portion of at least one power cord within the ring member.

Memory Systems And Methods
view source
US Patent:

20050097249, May 5, 2005
Filed:

Nov 4, 2003
Appl. No.:

10/700389
Inventors:

William Oberlin - Sunnyvale CA, US
Mark Simpson - Cupertino CA, US
Srinivas Venkataraman - Santa Clara CA, US
International Classification:

G06F013/00
US Classification:

710100000
Abstract:

Memory systems and methods are described. In one embodiment, a circuit board has front and back surfaces. At least one memory device having a plurality of pins is mounted on the front surface of the circuit board. At least one other memory device having a plurality of pins is mounted on the back surface of the circuit board. The memory devices are mounted on the circuit board such that at least some pins from the one memory device align with at least some pins of the other memory device to provide aligned pin pairs. A via is disposed in the circuit board and extends between and connects individual pins of an aligned pin pair.

Removal Of Common Mode Choke
view source
US Patent:

20180175675, Jun 21, 2018
Filed:

Dec 19, 2016
Appl. No.:

15/384192
Inventors:

- San Jose CA, US
William Oberlin - San Jose CA, US
Chris Desiniotis - Fremont CA, US
Amrik Singh Bains - Livermore CA, US
International Classification:

H02J 50/80
H02J 50/10
Abstract:

Disclosed herein is a technique for a connection from an Ethernet physical transceiver (PHY) to an integrated connector module (ICM) where the connection and the ICM lack a common mode choke. The ICM can include a magnetic coupler that directly couples an Ethernet jack and the PHY.