Kurt Albert Kallman - Mesa AZ Daniel James Knollmueller - Chandler AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04L 700
US Classification:
375355, 375362, 375354, 329345, 370503
Abstract:
A feed-forward symbol synchronizer ( , FIG. ) samples symbols transmitted within one or more packets that form a burst of radio frequency (RF) energy. The symbol samples ( ) are delayed in a data delay buffer ( ) while a phase estimate ( ) is generated for each packet. A resampler ( ) resamples the delayed symbol samples based on the phase estimate, resulting in resampled data ( ) that includes one sample per symbol. The resampled data is clocked into a dual-port RAM ( ) using a resampling clock that is also based on the phase estimate. The resampled data is then clocked out of the dual-port RAM and into a demodulator ( ) using the receivers symbol clock ( ). Also described are methods of operating the feed-forward symbol synchronizer.
Data Synchronizer Lock Detector And Method Of Operation Thereof
Kurt Albert Kallman - Mesa AZ Scott David Blanchard - Mesa AZ William Alexander Bucher - Tempe AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04L 700
US Classification:
375355
Abstract:
In a data synchronizer a timing error estimator samples a received data stream and generates a clock to provide optimal sampling of the data stream, and a lock detector monitors the clock and received data stream to provide an indication of whether optimal sampling has been achieved. The lock detector processes differences between delayed versions of the input which are sampled based upon the clock timing. These sampled differences are then processed by a non-linear circuit to provide a lock signal indication which, when compared to a predetermined threshold signal, is used to provide optimal sampling indication. The lock detector performs computations on real and complex inputs and therefore is compatible with a wide variety of modulation types. The lock detector can be implemented in either analog or digital circuits, making it applicable to a broad range of data synchronizer applications.
Data Synchronizer Phase Detector And Method Of Operation Thereof
Kurt Albert Kallman - Mesa AZ Scott David Blanchard - Mesa AZ William Alexander Bucher - Tempe AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04L 702
US Classification:
375355
Abstract:
In a data synchronizer a timing error estimator samples a received stream of digitized data symbols at the beginning, end, and a mid-point of a symbol period. These samples are used with a model that assumes that a data stream waveform should transition along a straight line between its values at optimum sampling instances, separated by the symbol period. Differences between a mid-symbol sample estimated using this straight line model and the actual mid-symbol sample are assumed to be due to a timing error. The timing error estimator performs computations on complex inputs and therefore is compatible with a wide variety of modulation types.
Crosspole Interference Canceling Receiver For Signals With Unrelated Baud Rates
Kurt Albert Kallman - Mesa AZ Randy Lee Turcotte - Tempe AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04B 110
US Classification:
375346
Abstract:
Crosspolarized signals of unrelated baud rates transmitted through a communication channel (10) become depolarized due to channel distortions such as rain and antenna imperfections. The resulting interference is canceled in a Modified Adaptive Crosspole Interference Canceler (MAXPIC) receiver (50, 70) by adjustment the timing in the crosspolarization path to compensate for the differential delay. Near equivalent bit error rate (BER) performance is achieved for systems utilizing crosspolarized signals with independent baud rates. In one embodiment, the receiver uses a fractionally spaced finite impulse response (FIR) filter (78) that operates at an integer multiple of the direct channel signal baud rate. In another embodiment, a variable delay (54) is used to time-align the received crosspolarized channel signal with the crosspolarization interference contained in the received direct signal.
Method And Apparatus For Adaptive Filtering In A High Interference Environment
Scott David Blanchard - Mesa AZ Kurt Albert Kallman - Mesa AZ William Alexander Bucher - Tempe AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04B 110
US Classification:
375232
Abstract:
A method and apparatus for performing adaptive filtering in a high interference environment, such as for a radio, modem, or local area network. The adaptive filtering simultaneously provides interference excision while canceling resultant distortion in the signal caused by synthesizing the notch used to excise the interfering signal. An input signal (13) is pre-filtered (14) and the pre-filtered signal (15) is processed by a rejection filter (12) which combines weighted delayed versions of the pre-filtered signal (40, 42, 44, 46, 48, 50), weighted delayed versions of data decisions corresponding to the same delays as that used in the pre-filtered signal (60, 62, 64, 66, 68, 70), and a post filtered signal (27) to produce the filtered signal (19). The filtered signal (19) is processed by a data and coefficient estimator (18) to provide data decisions (25) and tap weight values (21, 23).
Method And System For Reducing The Sampling Rate Of A Signal For Use In Demodulating High Modulation Index Frequency Modulated Signals
Keith Charles Palermo - Gilbert AZ Kurt Albert Kallman - Mesa AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04B 116
US Classification:
455205
Abstract:
A method and system for reducing the sampling rate of a signal for use with high modulation index frequency modulated signals reduces the power consumption and processing requirements of the digital signal processing equipment which performs the demodulation. In a preferred embodiment, a high modulation index FM signal is divided into in-phase and quadrature phase components by a downconverter (FIG. 1, 10). These components are sampled by analog to digital converters (20, 21) and input to a delay element (40, 41). The resulting delayed and undelayed samples are conveyed to downsamplers (60-63) where the sampling rate is reduced. The undelayed in-phase and delayed quadrature phase components are multiplied together by a first multiplier (70) while the undelayed quadrature phase and delayed in-phase components are multiplied together by a second multiplier (71). The output of the second multiplier (71) is then subtracted from the output of the first multiplier (70) by a subtractor (80) which outputs baseband audio or data.
Carrier Loop Acquisition For Staggered Phase Shift Keying
Brian P. Kearney - Tempe AZ Kurt A. Kallman - Mesa AZ
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H04L 2714
US Classification:
375326
Abstract:
An arrangement for acquiring an input signal has a complex multiplier (30) which receives two staggered channels (42I and 42Q). The first channel is delayed (31). A phase error estimator (22) then estimates the error in each of the channels. Another delay (23) re-introduces the delay between the two channels. Another complex multiplier (24) produces the output (34I and 34Q) which is fed-back to complex multiplier (30).
General Dynamics Mission Systems
Distinguished Member of the Technical Staff
Motorola Oct 1985 - Mar 2010
Distinguished Member of the Technical Staff
Watkins-Johnson 1982 - 1985
Mts
Education:
Arizona State University 1987 - 1991
Master of Science, Masters, Electrical Engineering
University of Illinois at Urbana - Champaign 1980 - 1982
Bachelors, Bachelor of Science, Electrical Engineering
College of Dupage 1975 - 1977
Associates, Associate of Arts
Skills:
Systems Engineering System Architecture Embedded Software Clearcase System Design Embedded Systems Communication Systems Vxworks Digital Signal Processors Testing Clearquest Rf Wireless Engineering Management Software Engineering Debugging Technical Leadership Satellite Cdma Software Defined Radio 3Gpp Object Oriented Design Requirements Management Rtos Telelogic Doors Firmware Hardware Architecture Lte Device Drivers Sensors System Requirements Simulations System Integration Testing Rf Engineering Satellite Communications Umts Fpga Cellular Communications Signal Processing Rf Design Logic Analyzer Radar Asic Microwave Digital Signal Processing Rational Doors Matlab Perl Wcdma Arm
Certifications:
SafeĀ® 4 Certified Scrum Master
License Records
Kurt Albert Kallman
Address:
713 N Roca, Mesa, AZ 85213
License #:
A0981768
Category:
Airmen
Youtube
Kurt Vile - "Pretty Pimpin" Official Video
Video credits: Director: Daniel Henry DP: Dustin Lane Producer: Chris ...
Duration:
5m 26s
Elizabethian Serenade - Gunter Kallmann Choir...
What can I say, there are no words indeed. except to say a beautiful G...
Duration:
2m 47s
Gnter Kallmann Choir - Elizabeth-serena...
Gnter Kallmann studied music in his hometown of Berlin, Germany, and w...
Duration:
2m 44s
Gnter Kallmann Choir - La Montanara
Gnter Kallmann studied music in his hometown of Berlin, Germany, and w...
Duration:
3m 16s
Daydream
Provided to YouTube by Universal Music Group Daydream Gunter Kallmann...
Duration:
3m 20s
Fey O! by Sten Kallman & Ethan Sperry | 2018 ...
Full concert: Sheet Music: .
Duration:
3m 36s
Gnter Kallmann Choir - Annabelle
Gnter Kallmann studied music in his hometown of Berlin, Germany, and w...
Duration:
2m 30s
VedicArt_reporta
Czym jest Vedic Art. O tym opowie miedzy innymi twrca metody Kurt Kllm...