Johannes J Hageraats

US Patent:

7856221, Dec 21, 2010

Filed:

Dec 22, 2005

Appl. No.:

11/315074

Inventors:

Johannes J. Hageraats - Kamuela HI, US

Assignee:

Maxim Integrated Products, Inc. - Sunnyvale CA

International Classification:

H04B 1/26

US Classification:

455323, 455326, 455318, 327116, 327133

Abstract:

Mixer topologies that have sufficiently high IIP2 and sufficiently low quadrature error to make zero IF receivers possible without special calibration techniques. This simplifies the receiver, avoids circuit startup delay and provides more stable performance over time and temperature. The methodology to achieve this performance in preferred embodiments consists of as many as three elements: (a) a high power local oscillator buffer circuit capable of driving low impedance loads coupled to the bases of the bipolar mixer transistors, (b) an optimized bias block for the mixer core and (c) incorporating two or more electronically programmable quad sections and selecting the best quad for use. Other types of transistors may also be used.