Filipp A Baron

US Patent:

7547932, Jun 16, 2009

Filed:

Nov 22, 2002

Appl. No.:

10/302635

Inventors:

Yaohui Zhang - Los Angeles CA, US
Filipp A. Baron - Los Angeles CA, US
Kang L. Wang - Santa Monica CA, US

Assignee:

The Regents of the University of California - Oakland CA

International Classification:

H01L 27/108

US Classification:

257281, 257192, 257263, 257280, 257623

Abstract:

A vertical gate-depleted single electron transistor (SET) is fabricated on a conducting or insulating substrate. A plurality of lightly doped basic materials and tunneling barriers are fabricated on top of a substrate, wherein at least two of the layers of basic materials sandwich the layers of tunneling barriers and at least two of the layers of tunneling barriers sandwich at least one of the layers of basic materials. A mesa is fabricated on top of the layers of basic materials and tunneling barriers, and has an undercut shape. An ohmic contact is fabricated on top of the mesa, and one or more gate Schottky contacts are fabricated on top of the layers of lightly doped basic materials and tunneling barriers. A quantum dot is induced by gate depletion, when a source voltage is set as zero, a drain voltage is set to be less than 0. 1, and a gate voltage is set to be negative.

US Patent:

7764103, Jul 27, 2010

Filed:

Aug 25, 2008

Appl. No.:

12/197894

Inventors:

Mahdi Bagheri - Carlsbad CA, US
Kaveh Moazzami - San Diego CA, US
Filipp A. Baron - Carlsbad CA, US
Mohammad E. Heidari - Vista CA, US
Rahim Bagheri - Carlsbad CA, US

Assignee:

WiLinx Corporation - Carlsbad CA

International Classification:

H03H 11/16
H03K 3/00
H03K 5/13

US Classification:

327233, 327551, 327552

Abstract:

In one embodiment, the present invention includes an electronic circuit comprising a first stage having a first differential inductive element and a second differential inductive element, and a second stage coupled to an output of the first stage, the second stage having a first differential inductive element and a second differential inductive element, wherein the first and second differential inductive elements of the first stage couple magnetically to generate a first phase error, wherein the first and second differential inductive elements of the second stage couple magnetically to generate a second phase error, and wherein the second phase error cancels the first phase error.

US Patent:

20070026816, Feb 1, 2007

Filed:

Jun 1, 2005

Appl. No.:

11/142690

Inventors:

Mohammad Heidari - Los Angeles CA, US
Masoud Djafari - Marina Del Rey CA, US
Mike Choi - Los Angeles CA, US
Filipp Baron - Los Angeles CA, US
Alireza Mehrnia - Los Angeles CA, US
Rahim Bagheri - Los Angeles CA, US

Assignee:

WiLinx, Inc. - Los Angeles CA

International Classification:

H04B 1/40
H04B 7/00

US Classification:

455076000, 455260000

Abstract:

Embodiments of the present invention include a frequency synthesizer comprising a first plurality of dividers receiving a first signal having a first frequency and generating a first plurality of divided signals and a frequency combination network including a plurality of mixers, the frequency combination network receiving one or more of the first plurality of divided signals and generating a plurality of synthesized signals having different frequencies. The frequency combination network may further include additional dividers and multiplexers for more flexibility in synthesizing different frequencies. In one embodiment, the frequency combination network is coupled to dividers in the feedback path of a phase locked loop. The present invention is particularly advantageous for synthesizing frequencies above one (1) gigahertz.